Online Sun Information ArcHive


501-1144



2050 CPU VME 1M (2/130/160)

 These boards are apparently all sufficiently identical (variations on the 2050
  CPU) to be treated as one.

 10MHz 68010, up to 4M on-board DIP memory with 256Kx1 chips.  VME bus
  interface.

 From left to right, the back edge of the board has: eight LEDs; a female DB15
  keyboard/mouse connector; two female DB25 serial port connectors (ports A and
  B from left to right); a female DB15 AUI Ethernet connector; and a female DB9
  monochrome video connector.

 Pin 1 is usually in the upper right corner of all connectors.  Unconnected
  pins are not listed.

 The eight LEDs are used for diagnostic purposes.  In the chart below, a "1"
  indicates a lit LED, and a "0" indicates an unlit LED.  Orientation of the
  LEDs on the board is unknown.

  Pattern     Status                             Problem
  --------    ------                             -------
  00000000    After complete power-up sequence   System running OK
  00000001    Finished self-test, setting up to  Check CPU first,
               boot                               then expansion brd
  00000010    Entering user watchdog routine     Software bug
  00000011    After local memory verified        CPU
  00000111    After diags, while setting up      CPU
  00001000    Blinks off and on while NMI OK     System running OK
  00010001    Testing context registers          CPU
  00100001    Testing constant data in seg map   CPU
  00100010    Testing addr dependency in seg map CPU
  00100011    Testing data lines in seg map      CPU
  00110001    Testing constant data in page map  CPU
  00110011    Testing data lines in page map     CPU
  00110010    Testing addr dep in page map       CPU
  01000000    Testing PROM contents              CPU or PROMs bad
  01010000    Testing SCC chip(s)                CPU
  01110000    Sizing memory before constant test CPU, then expansion
  01110001    Testing constant data in memory    CPU, then expansion
  01110010    Testing addr dependency in memory  CPU, then expansion
  01111111    Testing parity circuitry           CPU, then expansion
  10000001    Testing timer chip                 CPU
  11110001    Setting up memory after diags      CPU, then expansion
  11110010    Setting up maps after diagnostics  CPU
  11110011    Setting up frame buffer and video  CPU -- check video
               clock jumper                       jumpers
  11110100    Setting up NMI or keyboard         CPU
  11111111    A reset sets LEDs to this state    CPU or PROMs bad, or
                                                            "bad device"

 The pinout of the keyboard/mouse connector is probably the same as for any
  Sun-3 with a DB15 connector.

 The serial ports appear to conform to both RS-232 and RS-423 and are wired
  DTE.  The pinout of the serial ports is:

  2   TxD (transmit data)     8   DCD   (Data Carrier Detect)
  3   RxD (receive data)      15  DB    (transmit clock from DCE)
  4   RTS (Request To Send)   17  DD    (receive clock from DCE)
  5   CTS (Clear To Send)     20  DTR   (Data Terminal Ready)
  6   DSR (Data Set Ready)    24  DA    (transmit clock from DTE)
  7   GND

 The DB, DD, and DA signals are not used with ordinary asynchronous equipment
  such as most modems and terminals, printers, etc.).

 Jumpers J200 11-12, J702, and J704 relate to Ethernet.  The pinout of the AUI
  Ethernet connector is:

  2   E.COL+              9   E.COL-
  3   E.TxD+              10  E.TxD-
  5   E.RxD+              12  E.RxD-
  6   GND                 13  +12V
  7   VCC

 The monochrome video output levels are ECL/TTL.  Jumpers J1600 1-8 and J1801
  relate to video. The pinout of the monochrome video connector is:

  1   VIDEO+              6   VIDEO-
  3   HSYNC               7   GND
  4   VSYNC               8   GND
  5   VCC                 9   GND

 There are nine jumper blocks on the board.  Coordinates are printed at the
  edges of the board; pin 1 orientations are given assuming the connectors
  nearest you and the component side up.

  J200 at F-9, pin 1 at left end

   1-2   UART clock                                      JUMPED
   3-4   10/12MHz CPU operation                          JUMPED
   5-6   12/10MHz CPU operation                          UNJUMPED
   7-8   reserved                                        UNJUMPED
   9-10  reserved                                        JUMPED
   11-12 Ethernet clock                                  JUMPED
   13-14 memory refresh                                  JUMPED
   15-16 time outs

  J500 at A-16/17, pin 1 toward VME connectors

   1-2   27128 PROMs
   3-4   27256 or 27512 PROMs
   5-6   27128 or 27256 PROMs
   7-8   27512 PROMs

   27128 PROMs: 1-2, 5-6 jumped (for older PROMs)
   27256 PROMs: 3-4, 5-6 jumped
   27512 PROMs: 3-4, 7-8 jumped (for version 1.1.2 PROMs)

  J702 at I/J-4

   Jump to put -5VDC on pin 7 of Ethernet

  J704 at I/J-4

   Jump for type-1 (capacitative coupled) Ethernet transceiver,
   umjump for type-2 (transformer coupled).

  J800 at D-37, pin 1 at left end

   1-2   VME interrupt level 1 (normally jumpered, may   JUMPED
          be unjumpered on some boards)
   3-4   VME interrupt level 2                           JUMPED
   5-6   VME interrupt level 3                           ?
   7-8   VME interrupt level 4                           ?
   9-10  VME interrupt level 5                           ?
   11-12 VME interrupt level 6                           JUMPED
   13-14 VME interrupt level 7                           JUMPED
   15-16 unused

   Jumpers marked "?" are listed as jumped by default in some sources and
    unjumped by default in others.

  J900 at C-37, pin 1 at left end

   1-2   DVMA addr comparator A20=0/*1                   JUMPED
   3-4   DVMA addr comparator A21=0/*1                   JUMPED
   5-6   DVMA addr comparator A22=0/*1                   JUMPED
   7-8   DVMA addr comparator A23=0/*1                   JUMPED
   9-10  VME arbiter                                     JUMPED
   11-12 VME reset master                                JUMPED
   13-14 VME reset slave                                 UNJUMPED
   15-16 VME system clock                                JUMPED

  J1201 at D-29, pin 1 at left end        Memory type/size

             1M              2M             3M,4M
            ----            ----           -------
   1-2       UN              JU              JU
   3-4       UN              UN              JU
   5-6       JU              UN              UN
   7-8       UN              JU              JU
   9-10      JU              UN              UN
   11-12     UN              JU              JU
   13-14     JU              UN              UN
   15-16     UN              JU              JU

   The 1M configuration uses 64Kx1 DIPs occupying positions 40-57 of rows N-U
   (note that the coordinate system changes in the memory area, in the right
   corner of the board nearest the VME connectors).  All other configurations
   use 256Kx1 DIPs.  The 2M configuration occupies only rows N-Q, the 3M
   configuration presumably occupies rows N-S, and the 4M configuration
   populates all rows. All configurations have one bit of parity per byte.

  J1600 at E-17, pin 1 at left end

   1-2   video register sense bit 0, unjumped if         JUMPED
          display size is 1024 x 1024
   3-4   video register sense bit 1, umjumped if a       JUMPED
          color display board is installed (2/130,
          2/160 only)
   5-6   video register sense bit 2                      JUMPED
   7-8   video register sense bit 3                      JUMPED
   9-10  reserved
   11-12 reserved
   13-14 10/12MHz CPU operation                          JUMPED
   15-16 12/10MHz CPU operation                          UNJUMPED

  J1801 at L/M-6

   Jump by default to enable 100MHz video clock, unjump to disable.

  The ID PROM is at location A19.  The missing (?) chips at A/B3-7 (9518) and
   E6 (P16R4) were for hardware-assisted DES encryption.

  Power requirements are +5V @ 12A, +12V @ 1A, and -12V @ 0.5A.

  




home ] [ hardware ] [ software ] [ more... ] [ search ] [ layout ]
   Last modified: 2000.10.28.11.45.33 CDT
     Server time: 2012.02.09.18.35.36 GMT